Abstract-High power quality, efficiency and cost effective are crucial aspects in industrial applications. Therefore, the fourswitch three-phase inverter (4S3P) has been discovered. But it has been known by many performance limitations in the lowfrequency region, because of the generation of an unbalanced current due to the fluctuation of the centre tap voltage of the dclink capacitors. Those drawbacks are investigated and solved in this paper, and the generated output voltages are controlled using PI controllers. Furthermore, the dc-link capacitor voltage imbalance is mitigated by subtracting the DC component from the control reference voltage using low pass filters. Many simulation and experimental results are presented to validate the proposed control scheme.
INTRODUCTION
The 4S3P inverter is a low cost attractive power topology that has been interesting many researches in the last decades. It was firstly proposed by [1] for the purpose of minimizing the components cost; one motor terminal is connected to the centre tap of the dc-link capacitors so that it utilizes two less Insulated Gate Bipolar Transistor (IGBT) [2] . This converter was applied to many fields such as BLDC motor drives [3] [4] and unified power quality conditioner [5] . Subsequently, the 4S3P power topology could be achieved from the standard three-phase topology, which made it very attractive in fault tolerant control to solve the open/short circuit fault of the standard one [6] [7] . The 4S3P inverter conception applied to fault tolerant control is very valuable in some critical application such as wind energy conversion systems [8] and AC motor drives [9] .
However, the cost reduction ensured by 4S3P inverters is at the expense of output performance, and they are known to have numerous limitation and drawbacks compared to normal one; the voltage utilization factor is halved compared to the sixswitch inverter. On the other hand, capacitor centre tap voltage is fluctuating and it destroys the balance among the motor phase currents [10] . That voltage fluctuation is caused by the third load current which flows through capacitors exploited to create a fixed power supply mid-point. Therefore, voltage fluctuations as well as current unbalance are increased as the load torque becomes higher or the frequency becomes lower.
This current and voltage unbalance could leads to inverter failure, torque pulsation, and system break down [11] .
In order to overcome those shortcomings, many researches have been done in literature. In [11] a motor current unbalance is investigated and current distortion compensation scheme is proposed. Authors in [12] proposed a compensation method by adjusting switching times considering the capacitor centre tap voltage fluctuation. The [13] investigated the cause and effect of the capacitor centre tap voltage fluctuation in analytical point of view, and the capacitor voltage offset was suppressed by employing certain switching states. However, the capacitor voltage offset suppression was achieved at the cost of the inverter output performance.
In this paper, the main reasons invoking motor current unbalance and torque pulsation as well as dc-link capacitors voltage offset are investigated. A voltage control method that utilizes 4S3P inverter output voltage feedback is proposed and associated to low pass filters to eliminate capacitors voltage offset. This paper is organized as follow: in Section II, a general model of the four-switch inverter is illustrated and nonideal behaviours of the four-switch inverter are discussed; then its impact on the PMSM behaviour is revealed. The voltage balance and the offset suppression are shown in Section III. Section IV, shows simulation results of both the traditional and proposed balancing schemes, and corroborates the expected features of the proposed method through experimental results. Finally some conclusions are presented.
II. FOUR-SWITCH THREE-PHASE INVERTER FOR PMSM DRIVES

A. 4S3P Inverter Configuration and Operation
The 4S3P inverter is one of the solutions used for the inverter one leg fault tolerant or transistor open/short circuit; the faulty leg is separated and the associated phase is connected to the capacitor midpoint. This strategy is the interest of authors in [3] [4] [5] [6] [7] [8] [9] [10] [11] . The finale power inverter structure is shown in Fig. 1 . The 4S3P inverter includes four groups of IGBT and anti-paralleled diode, as well as two capacitors. The switches and capacitors mid-points are connected in parallel to the PMSM. In addition, the power topology presented in Fig.1 can be considered as a cost reduction solution with only four switches. The low component cost is required in many applica- tions; however that will alter the output performances.
In Fig. 1 Therefore, the binary value '1' of each switch will indicate the closed state. The binary value '0' will indicate the opened state. As a result, the generated voltage can depicted as follow. To generate a balanced voltage by the 4S3P inverter, according to standard control strategy [11] , the reference voltages must be applied as presented in (4). 
Where r θ is the PMSM electrical rotor position, m U and ϕ are respectively reference voltage amplitude and phase; they are used to control direct and quadratic PMSM currents. As a result, from (3), the relation between line-to- 
The Equation (5) As it exposed in (2), the v c depends on the PMSM rotor position, as a results, the line-to-neutral generated voltages include an instantaneous voltage ripple, which leads to PMSM current and torque pulsation as well as motor vibration.
B. PMSM Modelling and Current Rippel Determination
Generally, PMSM speed control, rotor position estimation and control at fault detection require a machine model with an average complexity level. Indeed, controllers exploited to achieve motor speed and current monitoring, tolerate several modelling simplification and uncertainty, such as perfect sinusoidal distribution of stator winding. In addition, the produced magneto-motive-forces and the magnitude flux linkage through the stator winding can be assumed sinusoidal. The electrical dynamics of a permanent magnet synchronous motor in the synchronously rotating reference frame (abc axis) can be expressed by [13] [14] [15] . 
Where L and M are respectively, the self-inductance of the stator winding and the mutual-inductance between the windings. Ψm is the maximal amplitude of the permanent magnet flux, and θ r is the electrical rotor position.
As the synchronous motor investigated in this paper is a surface mounted permanent magnet motor, the quantities L and M are constants. Consequently, the notation L s =L-M can be made to simplify modelling (8) .
As one can observe from (5) 
Where , c i is the current ripple caused by the fluctuating capacitor voltages. This current has the same PMSM rotor electric pulsation, which leads to rotor vibration and torque pulsation. 
The torque ripple showed in (9) is a product of (1 )
Where s is the derivative operator, and τ is the low pass filter response time, it equal to 0.25s τ =
, it was taken as an optimal value. If a small value was used, the sinusoidal component at low rage of speed wouldn't be filtered. However, if a large one is utilized, the offset suppression would become slow. The presented method effectiveness is validated by simulation and experimentally in the following section
IV. SIMULATION AND EXPERIMENTAL RESULTS
The proposed scheme, presented in Fig. 3 , and the power configuration were tested in simulation; the power structure was assembled in PSIM which had been interconnected to Matlab/Simulink. In addition, the control scheme and the proposed voltage balance was built in Simulink. The validated algorithm was then implemented by means of the test bench shown in Fig 4. The drive system is controlled by a 32-bit fixed-point TMS320-F28335 DSP board, based on a 150 MHz clock; it has been programed using rapid prototyping tools of Matlab/Simulink®. A Matlab/GUI real time interface locally built was used to make results record easy [14] . The power structure includes a four-switch three-phase inverter which is associated to split capacitors. The 4S3P inverter is feeding a PMSM with Surface Magnet Mounted. Parameters and other configuration requirements are presented in Table 1 . To operate around nominal point, the PMSM was loaded by DC generator supplied by a current source to establish a fixed load torque. An incremental encoder was used to measure rotor position (2000 pulse per revolution). These equipment, are illustrated in Fig. 4 . 
A. Simulation studies
The proposed control scheme has two important roles, the first is to control and balance the generated two phase voltage, and the second is to eliminate the dc-link capacitors offset voltage caused by PI controllers. To evaluate and to choice the PI voltage controllers gains, a simulation test was done at the speed of 200 rpm using k p =2.2 and k I =600. 80W industrial PMSM. During experimental tests, we started by adjusting the PI controllers for loaded PMSM at 200rpm. The simulated PI controller gains have been taken as a first trial value, those gains are experimentally adjusted using trial and error until discovery the best performances. The PI controllers' performances are showed in Fig. 7 . It is obvious, from Fig. 7 (a 1 ) and (a 2 ) when the standard control algorithm of the 4S3P inverter topology is used, that the output voltages waveforms are non-ideal since the generated voltages are not following reference voltages, as a result, it can lead to the over modulation at low speed. However, once PI controllers are triggered, the 4S3P output voltages are monitored to follow the references voltages as it depicted in Fig 7 (b 1 ) and (b 2 ) . The three-phase current form, at 500 rpm and when the PMSM is under load, with and without the proposed control method and with a standard 6S3P inverter are showed in Fig.8 . It can be noticed from Fig. 8 (a) that the current is unbalanced when a 4S3P inverter is used, it is caused by the dc-link capacitor voltage fluctuation, and one can note that i b is significantly smaller than the others, and there is almost no phase difference between i a and i c . Therefore, the torque pulsation is so significant at the normal operation. Conversely, that torque is smooth with the compensation method in Fig. 8 (b) , as well as when a traditional 6S inverter is utilized Fig. 8 (c) , Fig. 9 shows the experimental results of the torque at 200 rpm when the machine is under load. The top row figures show the results if the toque behaviours in three condition; in the first the PMSM is supplied by a 4S3P inverter controlled by a ordinary control algorithm Fig. 9 (a) , in the second Fig. 9 (b) the showed torque is generated using the proposed control scheme, and in the last one Fig. 9 (c) presents the generated toque when the PMSM is fed by 6S3P inverter. Whereas, to quantify the distortion of the generated torque at 200 rpm, an FFT analyses Simulink tool with fundamental harmonic of 13.33 Hz is done, and the results are shown in the bottom row figures. One can observed from those results that a second harmonic with 26.66Hz is added to the produced torque with a THD = 36.8%. Nevertheless, when the proposed algorithm is applied, torque ripples are reduced to THD = 8.5 %. (c) Motor current in d-q frame whit the proposed scheme.
With the proposed control scheme, the dc-link fluctuation is neither eliminated nor attenuated, but the fluctuations are kept around a half of the supply voltage.
The Fig. 11 presences the speed tracking capability and reliability of the proposed algorithm. Indeed, starting from a steady state at 200 rpm, 1000 rpm acceleration and deceleration profiles were applied respectively at t=2s and t=8s. The results show that the proposed controllers guarantee an efficient speed profile tracking and current harmonic elimination through the range speed Fig. 11-c . At the opposite, current performances of conventional scheme without compensation deteriorate significantly at low speed, due to the fixed PI gains and large sampling time compared to the voltage loop response time.
V. CONCLUTION
The important features required in industrial inverter are low cost and high efficiency inverter. In 4S3P inverter, the cost-effective have been ensured using two split capacitors, since the middle point is reachable. However, this power converter topology suffers from a number of limitations such as fluctuated capacitor centre tap voltage, which destroys the current balance particularly. In this work PI controller based schemes were designed and utilized to ensure the output voltage balance. Moreover, a low pass filters were used to eliminate the dc-link capacitors voltage offset. The effectiveness of the proposed algorithm is validated through a series of simulation and experimental tests. The results demonstrate that the generated voltages are balanced without neither disturbing the normal operating nor dc-link voltage balance in all speed range. Furthermore, the direct and quadratic currents as well as the torque are enhanced in terms of ripple and the second harmonic is highly mitigated.
